Delay Fault Testing for VLSI Circuits

Name: Delay Fault Testing for VLSI Circuits
Brand: Springer
SKU: 9780792382959
Price: 3426 CZK
Availability: InStock

Autor: Angela Krstic, Kwang-Ting (Tim) Cheng

Jazyk:

Vazba: Pevná

Vydavatel: Springer

Dostupnost: Skladem u dodavatele

Odesíláme za 10-13 dnů

3 426 Kč

With the ever-increasing speed of integrated circuits, violations of the performance specifications...

Informace o knize

Autor

Angela Krstic, Kwang-Ting (Tim) Cheng

Jazyk

Angličtina

Vazba

Kniha - Pevná

Vydáno

1998

Stránek

191

EAN

9780792382959

ISBN

0792382951

Enbook ID

01397538

Vydavatel

Springer

Hmotnost

1050

Rozměry

155 x 235 x 17

Kompletní popis

With the ever-increasing speed of integrated circuits, violations of the performance specifications are becoming a major factor affecting the product quality level. The need for testing timing defects is further expected to grow with the current design trend of moving towards deep submicron devices. After a long period of prevailing belief that high stuck-at fault coverage is sufficient to guarantee high quality of shipped products, the industry is now forced to rethink other types of testing. §Delay testing has been a topic of extensive research both in industry and in academia for more than a decade. As a result, several delay fault models and numerous testing methodologies have been proposed. Delay Fault Testing for VLSI Circuits presents a selection of existing delay testing research results. It combines introductory material with state-of-the-art techniques that address some of the current problems in delay testing. Delay Fault Testing for VLSI Circuits covers some basic topics such as fault modeling and test application schemes for detecting delay defects. It also presents summaries and conclusions of several recent case studies and experiments related to delay testing. A selection of delay testing issues and test techniques such as delay fault simulation, test generation, design for testability and synthesis for testability are also covered. §Delay Fault Testing for VLSI Circuits is intended for use by CAD and test engineers, researchers, tool developers and graduate students. It requires a basic background in digital testing. The book can used as supplementary material for a graduate-level course on VLSI testing.

Mohlo by vás zajímat

Zákaznicí kteří koupili tuto knihu koupili také

Nejčastěji hledané

Categories

Authors

Publishers

Produkty

Produkty

Nejčastěji hledané

Categories

Authors

Publishers

Produkty

Produkty

Delay Fault Testing for VLSI Circuits

Informace o knize

Kompletní popis

Mohlo by vás zajímat

Zákaznicí kteří koupili tuto knihu koupili také