Digital System Test and Testable Design
Using HDL Models and Architectures
Autor:
Zainalabedin Navabi
Dostupnost:
Skladem u dodavatele
Odesíláme za 5-8 dnů
1 788
Kč
Using Verilog models and test benches for implementing and explaining fault simulation and test gene...
