Formal Semantics and Proof Techniques for Optimizing VHDL Models
Dostupnost:
Skladem u dodavatele
Odesíláme za 5-8 dnů
2 286
Kč
Written expressly for hardware designers, this book presents a formal model of VHDL clearly specifyi...