Kniha Introduction to Systemverilog Ashok B. Mehta

Introduction to Systemverilog

Jazyk: Angličtina
Vazba: Pevná
Vydavatel: Springer
Dostupnost: Skladem u dodavatele
Odesíláme za 10-13 dnů
3 125
This book provides a hands-on, application-oriented guide to the entire IEEE standard 1800 SystemVer...

Informace o knize

Jazyk
Angličtina
Vazba
Kniha - Pevná
Vydáno
2021
Stránek
852
EAN
9783030713188
ISBN
3030713180
Enbook ID
37628631
Vydavatel
Hmotnost
1586
Rozměry
203 x 239 x 46

Kompletní popis

This book provides a hands-on, application-oriented guide to the entire IEEE standard 1800 SystemVerilog language. Readers will benefit from the step-by-step approach to learning the language and methodology nuances, which will enable them to design and verify complex ASIC/SoC and CPU chips. The author covers the entire spectrum of the language, including random constraints, SystemVerilog Assertions, Functional Coverage, Class, checkers, interfaces, and Data Types, among other features of the language. Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the complex task of multi-million gate ASIC designs.

Mohlo by vás zajímat

3 278
1 455
5 286
2 679

Face Of A Rogue

Les Anderson
517
299
538

Bud, Not Buddy

Christopher Paul Curtis
178
197

Pop Team Epic

Bkub Okawa
221

Perfect Gibraltar

Christopher D. Dishman
597
737
331

Opposites

Agnese Baruzzi
169
328