Transistor-Level Layout of Integrated Circuits
Autor:
Jan Schneider
Dostupnost:
U nakladatele na objednávku
Odesíláme za 17-27 dnů
960
Kč
Description and analysis of algorithms for the transistor-level layout of CMOS cells.