Více než 4 miliony titulů v angličtině i dalších jazycích! Objevte svůj nový příběh ještě dnes!

Verification by Error Modeling

Name: Verification by Error Modeling
Brand: Springer-Verlag New York Inc.
SKU: 9781441954022
Price: 2286 CZK
Availability: InStock

Using Testing Techniques in Hardware Verification

Autor: Katarzyna Radecka, Zeljko Zilic

Jazyk:

Vazba: Brožovaná

Vydavatel: Springer-Verlag New York Inc.

Dostupnost: Skladem u dodavatele

Odesíláme za 5-8 dnů

2 286 Kč

This book presents the basis for reusing the test vector generation and simulation for the purpose o...

Informace o knize

Autor

Katarzyna Radecka, Zeljko Zilic

Jazyk

Angličtina

Vazba

Kniha - Brožovaná

Vydáno

2010

Stránek

216

EAN

9781441954022

ISBN

1441954023

Enbook ID

01423688

Vydavatel

Springer-Verlag New York Inc.

Hmotnost

454

Rozměry

155 x 235 x 13

Kompletní popis

This book presents the basis for reusing the test vector generation and simulation for the purpose of implementation verification, to result in a significant timesaving. It brings the results in the direction of merging manufacturing test vector generation and verification.Verification presents the most time-consuming task in the integrated circuit design process. The increasing similarity between implementation verification and the ever-needed task of providing vectors for manufacturing fault testing is tempting many professionals to combine verification and testing efforts. This book presents the basis for reusing the test vector generation and simulation for the purpose of implementation verification, to result in a significant timesaving. The book brings the results in the direction of merging manufacturing test vector generation and verification. It first discusses error fault models suitable for approaching the verification by testing methods. Then, it elaborates a proposal for an implicit fault model that uses the Arithmetic Transform representation of a circuit and the faults. Presented is the fundamental link between the error size and the test vector size, which allows parametrizable verification by test vectors. Furthermore, the test vector set is sufficient not only for detecting, but also for diagnosing and correcting the design errors. The practical use of any such simulation-based verification scheme can be seriously impaired by redundant faults, that otherwise require exhaustive simulations. The redundant fault identification methods are presented that are well suited for the type of faults considered. Finally, the same representation can be used to augment and expand the formal verification schemes that are to be used in conjunction with the simulation-based verification. The primary audience for Verification by Error Modeling includes researchers in verification and testing, managers in charge of verification of test and practicing engineers. Due to its comprehensive coverage of background topics, the book can also be used for teaching courses on verification and test topics.

Nejčastěji hledané

Categories

Authors

Publishers

Produkty

Produkty

Nejčastěji hledané

Categories

Authors

Publishers

Produkty

Produkty

Verification by Error Modeling

Using Testing Techniques in Hardware Verification

Informace o knize

Kompletní popis

Mohlo by vás zajímat

Blood Rebellion

Sing and Hop with Bety Bop

Pokémon Primers: Water Types Book

St. Joseph New Catholic Bible (Gift Edition - Large Type)

Lost & Found

Weight of Our Sky

Why Buddhism is True

Gender and Groupwork

Borders of Justice

Zákaznicí kteří koupili tuto knihu koupili také

Môj posledný výdych

Die Lügen der Frauen

Senzační křížovky pro děti

Le Passage Du Nord-Ouest

Gereimte Ungereimtheiten

Rusko v plamenech

Barbe Bleue

S.O.S. Affenalarm: Schaukelpalmen-Party

White King